SGLS147A - JANUARY 2003 - REVISED MARCH 2003


- Controlled Baseline
 One Assembly/Test Site, One Fabrication
- Site
 Extended Temperature Performance of -40°C to 105°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product Change Notification
- Qualification Pedigree[†]
- Precision 1% Reference
- Over-Current Sense Threshold Accurate to 5%
- Programmable Duty-Ratio Over-Current Protection

[†] Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- 4.5 V to 36 V Operation
- 100 mA Output Drive, Source or Sink
- Under-Voltage Lockout

•

- Adjustable Current Limit to Current Sense Ratio
- Separate +V_{IN} terminal
- Programmable Driver Current Limit
- Access to VREF and E/A(+)
- Logic-Level Disable Input



description

NC = No Connect

The UC2832 series of precision linear regulators include all the control functions required in the design of very low dropout linear regulators. Additionally, they feature an innovative duty-ratio current limiting technique which provides peak load capability while limiting the average power dissipation of the external pass transistor during fault conditions. When the load current reaches an accurately programmed threshold, a gated-astable timer is enabled, which switches the regulator's pass device off and on at an externally programmable duty-ratio. During the on-time of the pass element, the output current is limited to a value slightly higher than the trip threshold of the duty-ratio timer. The constant-current-limit is programmable on the UC2832 to allow higher peak current during the on-time of the pass device. With duty-ratio control, high initial load demands and short circuit protection may both be accommodated without extra heat sinking or foldback current limiting. Additionally, if the timer pin is grounded, the duty-ratio timer is disabled, and the IC operates in constant-voltage/constant-current regulating mode.

These IC's include a 2 Volt (\pm 1%) reference, error amplifier, UVLO, and a high current driver that has both source and sink outputs, allowing the use of either NPN or PNP external pass transistors. Safe operation is assured by the inclusion of under-voltage lockout (UVLO) and thermal shutdown.

ORDERING INFORMATION[‡]

TA	PACK	AGE§	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
–40°C to 105°C	SOP – DW	Tape and reel	UC2832TDWREP	UC2832TEP		
–40°C to 105°C	SOP – DW	Tube	UC2832TDWEP	UC2832TEP		

[‡] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2003, Texas Instruments Incorporated

SGLS147A - JANUARY 2003 - REVISED MARCH 2003

block diagram



Ordering Information





SGLS147A - JANUARY 2003 - REVISED MARCH 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)^{†‡}

V _{IN} supply voltage	40 V
Driver output current (sink or source), IO	
Driver sink to source voltage	40 V
TRC pin voltage	–0.3 V to 3.2 V
Other input voltages	–0.3 V to supply voltage
Operating jucntion temperature range, T _J	–55°C to 150°C
Storage temperature range, T _{stg}	–65°C to 150°C
Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds	300°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

[‡] Unless otherwise indicated, voltages are reference to ground and currents are positive into and negative out of the specified terminals.

electrical characteristics, $T_A = -40^{\circ}$ C to 105° C for the UC2832T-EP, +V_{IN} = 15 V, Driver sink = +V_{IN}, C/S(+) voltage = +V_{IN}, and $T_A = T_J$ (unless otherwise stated)

PARAMETER	TEST CONDITIONS				ТҮР	MAX	UNITS	
Input Supply								
	+V _{IN} = 6 V	+V _{IN} = 6 V						
Supply current	+V _{IN} = 36 V						mA	
	Logic Disable = 2 V				3.3	10		
Reference Section								
Outrast unknow	1 40 mA		$T_J = 25^{\circ}C$	1.98	2	2.02	V	
Output voltage	I _{DRIVER} = 10 mA	IDRIVER = 10 mA		1.96	2	2.04	V	
Load regulation voltage	I _{OUT} = 0 to 10 mA	$T_{J} = Full range$					mV	
Line regulation	+V _{IN} = 4.5 V to 36 V,	IDF	RIVER = 10 mA		0.033	0.5	mV/V	
Under-voltage lockout threshold					3.6	4.5	V	
Logic Disable Input								
Threshold voltage				1.3	1.4	1.5	V	
Input bias current	Logic Disable = 0 V			-5	-1	0.1	μA	
Current Sense Section								
Comparator offset	$T_J = 25^{\circ}C$	95	100	105	mV			
Comparator onset	T _J = Full range	TJ = Full range					mv	
	V _{ADJ} = Open			110	135	170		
Amplifier offset	V _{ADJ} = 1 V	V _{ADJ} = 1 V					mV	
	$V_{ADJ} = 0 V$							
Input bias current	$V_{CM} = +V_{IN}$			65	100	135	μA	
Input offset current	$V_{CM} = +V_{IN}$			-10		10	μA	
Amplifier CMRR	$V_{CM} = 4.1 \text{ V to } + \text{V}_{IN} + 0.3 \text{ V}_{IN}$	/			80		dB	
Transconductance	$I_{COMP} = \pm 100 \mu A$				65		ms	
V _{ADJ} input current	V _{ADJ} = 0 V			-10	-1		μA	



SGLS147A – JANUARY 2003 – REVISED MARCH 2003

electrical characteristics, $T_{\Delta} = -40^{\circ}$ C to 105° C for the UC2832T-EP, $+V_{IN} = 15$ V, Driver sink = $+V_{IN}$,
C/S(+) voltage = +V _{IN} , and $T_A = T_J$ (unless otherwise stated)

PARAMETER	TEST CC	NDITIONS	MIN	TYP	MAX	UNITS
Timer						
Inactive leakage current	$C/S(+) = C/S(-) = +V_{IN},$	TRC pin = 2 V		0.25	1	μΑ
Active pull-up current	$C/S(+) = +V_{IN},$ $C/S(-TRC pin = 0 V$	-) = $+V_{IN} - 0.4 V$,	-345	-270	-175	μA
Duty ratio (See Note 1)	ontime/period, R _T =	200 kΩ, $C_T = 0.27 \ \mu F$		4.8		%
Period (See Notes 1 and 2)	ontime + offtime, R _T =	200 kΩ, $C_T = 0.27 \ \mu F$		36		ms
Upper trip threshold (V _u)				1.8		V
Lower trip threshold (VI)				0.9		V
Trip threshold ratio	V _u / V _I	V _u / V _l				
Error Amplifier Section						
Input offset voltage	$V_{CM} = V_{COMP} = 2 V$	$V_{CM} = V_{COMP} = 2 V$				mV
Input bias current	$V_{CM} = V_{COMP} = 2 V$	$V_{CM} = V_{COMP} = 2 V$				μΑ
Input offset current	V _{CM} = V _{COMP} = 2 V	$V_{CM} = V_{COMP} = 2 V$				μA
Open loop voltage gain (A _{VOL)}	V _{COMP} = 1 V to 13 V	V _{COMP} = 1 V to 13 V				dB
Common mode rejection ratio (CMRR)	$V_{CM} = 0 V$ to $+V_{IN} - 3 V$		60	80		dB
PSRR	V _{CM} = 2 V, +V _{IN} = 4.5 V	to 36 V		90		dB
Transconductance	$I_{COMP} = \pm 10 \mu A$			4.3		ms
High-level output voltage (VOH)	I _{COMP} = 0, Volts	below +VIN		0.95	1.3	V
Low-level output voltage (VOL)	$I_{COMP} = 0$			4.5	0.7	V
Output high current (IOH)	VCOMP = 2 V		-700	-500	-100	μΑ
		$C/S(-) = +V_{IN}$	100	500	700	μΑ
Output low current (I _{OL})	V _{COMP} = 2 V	$C/S(-) = +V_{IN} - 0.4 V$	2	6		mA

NOTES: 1. These parameters are first-order supply-independent, however, both may vary with supply for +V_{IN} less than about 4 V. This supply variation will cause a slight change in the timer period and duty cycle, although a high off-time/on-time ratio will be maintained.

2. With recommended RT value of 200 kΩ, TOFF \approx RT CT * In(Vu/VI) \pm 10%.




SGLS147A - JANUARY 2003 - REVISED MARCH 2003

electrical characteristics, $T_A = -40^{\circ}$ C to 105° C for the UC2832T-EP, +V_{IN} = 15 V, Driver sink = +V_{IN}, C/S(+) voltage = +V_{IN}, and $T_A = T_J$ (unless otherwise stated)

PARAMETER	TEST CONDIT	IONS	MIN	TYP	MAX	UNITS
Driver Section	·		•			
Na		T _J = 25°C	200	300	400	
Maximum current	Driver limit and source pins common	T _J = Full range	100	100 300 450		mA
Limiting voltage	Driver limit to source voltage at curre ISOURCE = -10 mA , T _J = 25° C,	nt limit, See Note 3		0.72		V
Internal current sense resistance	$T_J = 25^{\circ}C$, See Note 3	$T_J = 25^{\circ}C$, See Note 3				
		Driver sink = $+V_{IN} - 1 V$	-800 -300 -100 -1000 -300 -75			
Pull-up current at driver sink	Compensation/Shutdown = 0.4 V	+V _{IN} = 36 V, Driver sink = 35 V			μA	
Pull-down current at driver source	Compensation/Shutdown = 0.4 V, Driver source = 1 V	150	300	700	μΑ	
Saturation voltage sink to source	Driver source = 0 V, Driver current		1.5		V	
Maximum source voltage	Driver sink = $+V_{IN}$, Driver current = Volts below $+V_{IN}$		3		V	
UVLO sink leakage	$+V_{IN} = C/S(+) = C/S(-) = 2.5 V$, Dr Driver source = 0 V, $T_A = 2$		25		μΑ	
Maximum reverse source voltage	Compensation/Shutdown = 0 V, I _{SO} (+)V _{IN} = 3 V		1.6		V	
Thermal shutdown				160		°C

NOTES: 3. The internal current limiting voltage has a temperature dependence of approximately –2.0 mV/°C, or –2800 ppm/°C. The internal 2.4 Ω sense resistor has a temperature dependance of approximately +1500 ppm/°C.







SGLS147A - JANUARY 2003 - REVISED MARCH 2003

APPLICATION AND OPERATION INFORMATION

Estimating Maximum Load Capacitance

For any power supply, the rate at which the total output capacitance can be charged depends on the maximum output current available and on the nature of the load. For a constant-current current-limited power supply, the output will come up if the load asks for less than the maximum available short-circuit limit current.

To ensure recovery of a duty-ratio current-limited power supply from a short-circuited load condition, there is a maximum total output capacitance which can be charged for a given unit ON time. The design value of ON time can be adjusted by changing the timing capacitor. Nominally, $T_{ON} = 0.693 \times 10 \text{ k}\Omega \times C_{T}$.

Typically, the IC regulates output current to a maximum of $I_{MAX} = K \times I_{TH}$, where I_{TH} is the timer trip-point current, and

 $K = \frac{\text{Current Sense Amplifier Offset Voltage}}{100 \text{ mA}}$

and is variable from 1.35 to 3.05 with $\ensuremath{V_{\text{ADJ}}}$.

For a worst-case constant-current load of value just less than I_{TH}, C_{MAX} can be estimated from:

$$\boldsymbol{C}_{\mbox{MAX}} = \left(\frac{K-1}{TH} \right) \times \left(\frac{T_{\mbox{ON}}}{V_{\mbox{OUT}}} \right)$$

where V_{OUT} is the nominal regulator output voltage.

For a resistive load of value R_L , the value of C_{MAX} can be estimated from:





Figure 2. Current Sense Amplifier Offset Voltage vs VADJ



SGLS147A - JANUARY 2003 - REVISED MARCH 2003



APPLICATION AND OPERATION INFORMATION




Figure 5. Load Current, Timing Capacitor Voltage, and Output Voltage of the Regulator Under Fault Conditions



SGLS147A - JANUARY 2003 - REVISED MARCH 2003

APPLICATION AND OPERATION INFORMATION

UCx832 Error Amplifier






Figure 6. UCx832 Error Amplifier

UCx832 Error Amplifier







UCx832 Current Sense Amplifier





Figure 7. UCx832 Current Sense Amplifier

UCx832 Current Sense Amplifier






Figure 9. UCx832 Current Sense Amplifier





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
UC2832TDWEP	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	UC2832TEP	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF UC2832-EP :



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020

Catalog: UC2832

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product



www.ti.com

5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
UC2832TDWEP	DW	SOIC	16	40	507	12.83	5080	6.6

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated